01183nam a2200301 c 4500001001300000005001500013007000300028008004100031020003400072049002800106052001900134056001600153082001600169245014400185260003600329300003000365500001700395500008400412650004600496650004700542700006100589700004400650880008300694880003800777880002900815880002600844950001100870KMO20161667720171018094847ta160401s2016    ulka          001   kor    a9788989215646g93560:c\230000 lEM6368636lEM6368637c201a004.2212b16-9  a004.22122601a621.395223206880-01a(Verilog HDL을 이용한) 디지털 논리회로 설계 및 응용 =xDigital logic circuit design /d문대철,e박인학 지음  6880-02a서울 :b한산,c2016  a441 p. :b삽화 ;c26 cm  a색인수록  a권말부록: 웹 기반 IP 재사용 설계 및 검증 CAD 시스템, Flowrian 8a디지털 회로[--回路]0KSH1998027666 8a논리 회로[論理回路]0KSH19980004611 6880-03a문대철,g文大哲,d1955-0KAC2012032314aut1 6880-04a박인학,d1958-0KAC201507995006245-01/(BaVerilog HDL eul iyong han dijiteol nolli hoero seolgye mit eungyong  6260-02/(BaSeoul :bHansan,c20161 6700-03/(BaMun, Daecheol1 6700-04/(BaBak, Inhak0 b\23000